`timescale 1ns / 1ps

module basic_2(
    input d0,input d1,input s,
    output Y
    );
    reg temp;
    always @(*) begin
        if(s==0) temp=d0;
        if(s==1) temp=d1;
        end
    assign Y=temp;
endmodule
